- DocumentParallel Aes Encryption Engines for Many-core Processor Arraysuploaded by
TechnosIndia
- DocumentMulticarrier Systems Based on Multistageuploaded by
TechnosIndia
- DocumentMultifunction Residue Architecturesuploaded by
TechnosIndia
- DocumentLow-power, High-throughput, And Low-Area Adaptive Fir Filter Based on Distributed Arithmeticuploaded by
TechnosIndia
- DocumentLow-complexity Multiplier for Gf (2m) Based on All-One Polynomialsuploaded by
TechnosIndia
- DocumentFlexible Integer Dct Architectures for Hevcuploaded by
TechnosIndia
- DocumentLow-complexity Low-latency Architecture for Matching of Data Encodedwith Hard Systematicuploaded by
TechnosIndia
- DocumentMeasurement and Evaluation of Power Analysisuploaded by
TechnosIndia
- DocumentLow-power and Area-efficient Carry Select Adderuploaded by
TechnosIndia
- DocumentImprovement of the Security of Zigbee by a New Chaotic Algorithmuploaded by
TechnosIndia
- DocumentEfficient Integer Dct Architectures for Hevcuploaded by
TechnosIndia
- DocumentHigh-throughput Multi Standard Transform Core Supporting Mpegh.264vc-1 Using Common Sharing Distributed Arithmeticuploaded by
TechnosIndia
- DocumentDesign of Efficient Binary Comparatorsuploaded by
TechnosIndia
- DocumentEliminating Synchronization Latency Usinguploaded by
TechnosIndia
- DocumentImproved 8-Point Approximate Dct for Image and Video Compression Requiring Only 14 Additionsuploaded by
TechnosIndia
- DocumentGate Mapping Automation for Asynchronousuploaded by
TechnosIndia
- DocumentEfficient Fpga and Asic Realizations Ofuploaded by
TechnosIndia
- DocumentCritical-path Analysis and Low-complexityuploaded by
TechnosIndia
- DocumentDesign of Testable Reversible Sequential Circuitsuploaded by
TechnosIndia
- DocumentFast Sign Detection Algorithm for the Rns Moduliuploaded by
TechnosIndia
- DocumentDesign of Digit-serial Fir Filters Algorithms, Architectures and a Cad Tooluploaded by
TechnosIndia
- DocumentArea Delay Power Efficient Fixed Point Lmsuploaded by
TechnosIndia
- DocumentArea Delay Power Efficient Carry Select Adderuploaded by
TechnosIndia
- DocumentAging-Aware Reliable Multiplier Design With Adaptive Hold Logicuploaded by
TechnosIndia
- DocumentDesign of an Error Detection and Data Recovery Architecture for Motion Estimation Testing Applicationsuploaded by
TechnosIndia
- DocumentCordic Based Fast Radix-2 Dct Algorithmuploaded by
TechnosIndia
- DocumentArea-Delay Efficient Binary Adders in Qcauploaded by
TechnosIndia
- DocumentArea-efficient Parallel Fir Digital Filter Structures for Symmetric Convolutions Based on Fast Fir Algorithmuploaded by
TechnosIndia
- DocumentPeriod Extension and Randomness Enhancement Using High-throughput Reseeding-mixing Prnguploaded by
TechnosIndia
- DocumentA Novel Modulo Adder for 2n-2k-1 Residue Number Systemuploaded by
TechnosIndia
- DocumentSplit Radix Algorithm for Length 6m Dftuploaded by
TechnosIndia
- DocumentReverse Converter Design via Parallel-prefix Adders Novel Components, Methodology, And Implementationsuploaded by
TechnosIndia
- DocumentA Low-power Single-phase Clock Multiband Flexible Divideruploaded by
TechnosIndia
- DocumentTest Patterns of Multiple Sic Vectors Theory and Application in Bist Schemesuploaded by
TechnosIndia
- DocumentIeee 2015-15 Ns2 Title Listuploaded by
TechnosIndia
- DocumentIeee 2014-15 Image Processing Titles Listuploaded by
TechnosIndia
- DocumentIeee 2014-15 Vlsi Titles Listuploaded by
TechnosIndia
- DocumentIeee 2014-15 Dotnet and Java Titles Listuploaded by
TechnosIndia
- DocumentIEEE 2014-15 Antanna Titles Listuploaded by
TechnosIndia